Resource Utilization for AXI Video Direct Memory Access v6.2 (2024)

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Part Information Configuration Parameters Resource Utilization Device Package Speed Grade Configuration Name

c_m_axi_mm2s_data_width

c_m_axis_mm2s_tdata_width

c_m_axi_s2mm_data_width

c_s_axis_s2mm_tdata_width

c_include_s2mm_dre

See Also

Linux Soft DMA Driver - Xilinx Wiki

c_s2mm_linebuffer_depth

c_include_mm2s

c_mm2s_max_burst_length

c_include_sg

c_prmry_is_aclk_async

c_s2mm_max_burst_length

c_include_s2mm

c_include_mm2s_dre

C_SELECT_XPM

Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_0 32 32 32 32 1 4 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2783 5460 1698 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_1 32 32 32 32 1 5 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2821 5498 1714 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_10 32 32 32 32 1 12 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2822 5526 1715 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_11 32 32 32 32 1 13 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2831 5530 1724 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_12 32 32 32 32 1 14 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2824 5528 1729 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_13 32 32 32 32 1 15 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2826 5530 1730 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_2 32 32 32 32 1 7 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2811 5498 1700 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_3 32 32 32 32 1 16 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2808 5520 1690 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_4 32 32 32 32 1 10 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2819 5528 1692 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_5 32 32 32 32 1 6 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2811 5496 1679 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_6 32 32 32 32 1 8 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2796 5490 1715 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_7 32 32 32 32 1 9 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2826 5530 1720 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_8 32 32 32 32 1 11 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2832 5530 1733 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_87281_9 32 32 32 32 1 11 1 1 1 1 512 512 1 16 1 1 4 1 1 0 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2832 5530 1733 0 9 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_0 32 32 32 32 1 4 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2972 5652 1798 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_1 32 32 32 32 1 5 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3001 5690 1802 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_10 32 32 32 32 1 12 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3001 5718 1814 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_11 32 32 32 32 1 13 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3020 5722 1809 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_12 32 32 32 32 1 14 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3008 5720 1788 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_13 32 32 32 32 1 15 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3018 5722 1838 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_2 32 32 32 32 1 7 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3004 5690 1821 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_3 32 32 32 32 1 16 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2995 5712 1801 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_4 32 32 32 32 1 10 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3002 5720 1820 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_5 32 32 32 32 1 6 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2998 5688 1820 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_6 32 32 32 32 1 8 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 2988 5682 1817 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_7 32 32 32 32 1 9 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3007 5722 1827 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_8 32 32 32 32 1 11 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3013 5722 1817 0 3 0 PRODUCTION1.1912-17-2015 xcku035 sfva784 -2 axi_vdma_rand_ultrascale_s2mm_burst_sg_xpm_87281_9 32 32 32 32 1 11 1 1 1 1 512 512 1 16 1 1 4 1 1 1 m_axi_mm2s_aclk=100 m_axi_s2mm_aclk=100 m_axi_sg_aclk=25 m_axis_mm2s_aclk=50 s_axi_lite_aclk=20 s_axis_s2mm_aclk=50 3013 5722 1817 0 3 0 PRODUCTION1.1912-17-2015

Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

The information disclosed to you hereunder (the "Materials") is provided solely for the selectionand use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available"AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED,OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANYPARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, orunder any other theory of liability) for any loss or damage of any kind or nature related to, arising under, orin connection with, the Materials (including your use of the Materials), including for any direct, indirect,special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type ofloss or damage suffered as a result of any action brought by a third party) even if such damage or loss wasreasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligationto correct any errors contained in the Materials or to notify you of updates to the Materials or to productspecifications. You may not reproduce, modify, distribute, or publicly display the Materials without priorwritten consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, pleaserefer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may besubject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are notdesigned or intended to be fail-safe or for use in any application requiring fail-safe performance; you assumesole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx'sTerms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.